

DOLPHIN TECHNOLOGY PRODUCT OFFERING DDR PHY DDR CONTROLLER

DDR PHY & DDR CONTROLLER

Dolphin Technology's hardened DDR4/3/2 SDRAM PHY and LPDDR3/2 SDRAM PHY IP is a silicon-proven, Combo PHY supporting speeds up to 3200 Mbps. It is fully compliant with the DFI 3.1 specification, and features include slew rate control, per-bit de-skew, gate training, read and write leveling and built-

in self test (BIST).

In addition, our PHY IP is optimized to provide a complete solution when combined with Dolphin's DDRx and LPDDRx SDRAM Memory Controller IP.

	16nm FF+	28nm HP, HPx	40nm G, LP	55nm GP, LP	65nm GP	80nm G	90nm G, GT
DDR PHY (HARD IP)	FFC	LP, ULP	ULP	ULP, EF	LP	GC	EF
DDR4/3/2 PHY (DFI 3.1 compliant)	•	•	•				
LPDDR3/2 PHY (DFI 3.1 compliant)	•	•	•				
DDR3/2 PHY (DFI 3.1 compliant)			•	•	•		
Maximum speed, with 1.8V oxide (Mbps)	3200	3200	2133	1600	1600		
Maximum speed, with 2.5V oxide (Mbps)	1600	1600	1600	1600	1600		
IP is split into two hard macros (one for commands, control	•		•	•	•		
and address pins, one for 8-bit data bus)							
Supports custom number of address bits	•	•	•	•	•		
Compensation controller and pads for automatic driver and receiver termination impedance calibration	•	•	•	•	•		
Slew rate control, per-bit de-skew, gate training, read and	•	•	•	•	•		
write leveling							
JTAG signals for Mentor/Synopsys and LogicVision	•	•	•	•	•		
BIST with Pseudo Random Pattern Generator	•	•	•	•	•		
Scannable flops	•	•	•	•	•		
Wirebond, flip-chip and cup configurations	•	•	•	•	•		

DDR CONTROLLER (SOFT IP)

•	•	•	•	•	•	•
•	•	•	•	•	•	•
3200	3200	2133	1600	1600	1600	1600
•	•	•				
			•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
•	•	•	•	•	•	•
		•				
•		•		•	•	•
•	•	•	•	•	•	•
•						
	• 3200 • • • • • • • • • • • • • • • • • • •	3200 3200 • • • • • • • • • • • • • • • • • • •	3200 3200 2133 • • • • • • • • • • • • • • • • • • •	3200 3200 2133 1600	3200 3200 2133 1600 1600	